Parity Generators and Checkers

Devices in the parity generator and checker logic family are component-level devices used to evaluate the number of bits in a digital word that are set to 1, and generate (or evaluate) an additional parity bit which indicates whether the number of bits in the word set to 1 is even or odd. This function is commonly used as a simple means of detecting data errors that may have been introduced during transmission.


Microchip Technology SY10E160JC-TR

IC 12-BIT GEN/CHKER 28PLCC

0

Microchip Technology SY10E160JC

IC 12-BIT GEN/CHKER 28PLCC

0

Microchip Technology SY100S360JC

IC 8-BIT GEN/CHKER 28PLCC

0

Microchip Technology SY100S360FC

IC 8-BIT GEN/CHKER 24CERPACK

0

Microchip Technology SY100E193JC

IC 8-BIT GENERATOR 28PLCC

0

Microchip Technology SY100E160JC

IC 12-BIT GEN/CHKER 28PLCC

0

ON Semiconductor 74AC280SC

IC 9-BIT GEN/CHKER 14SOIC

0

ON Semiconductor 74AC280SCX

IC 9-BIT GEN/CHKER 14SOIC

0