Parity Generators and Checkers

Devices in the parity generator and checker logic family are component-level devices used to evaluate the number of bits in a digital word that are set to 1, and generate (or evaluate) an additional parity bit which indicates whether the number of bits in the word set to 1 is even or odd. This function is commonly used as a simple means of detecting data errors that may have been introduced during transmission.

---

Texas Instruments SN74S280NSRE4

IC 9-BIT GEN/CHKER 14SO

0

Texas Instruments SN74S280NSR

IC 9-BIT GEN/CHKER 14SO

0

Texas Instruments SN74LS280DRE4

IC 9-BIT GEN/CHKER 14SOIC

0

Texas Instruments SN74LS280DR

IC 9-BIT GEN/CHKER 14SOIC

0

Texas Instruments SN74AS286NSRE4

IC 9-BIT GEN/CHKER 14SO

0

Texas Instruments SN74AS286NSR

IC 9-BIT GEN/CHKER 14SO

0

Texas Instruments SN74AS286DRE4

IC 9-BIT GEN/CHKER 14SOIC

0

Texas Instruments SN74AS286DR

IC 9-BIT GEN/CHKER 14SOIC

0