Parity Generators and Checkers

Devices in the parity generator and checker logic family are component-level devices used to evaluate the number of bits in a digital word that are set to 1, and generate (or evaluate) an additional parity bit which indicates whether the number of bits in the word set to 1 is even or odd. This function is commonly used as a simple means of detecting data errors that may have been introduced during transmission.


Texas Instruments SN74AS280DRE4

IC 9-BIT GEN/CHKER 14SOIC

0

Texas Instruments SN74AS280D

IC 9-BIT GEN/CHKER 14SOIC

0

Texas Instruments SN74ALS280NG4

IC 9-BIT GEN/CHKER 14DIP

0

Texas Instruments SN74ALS280N

IC 9-BIT GEN/CHKER 14DIP

0

Texas Instruments SN74ALS280DRE4

IC 9-BIT GEN/CHKER 14SOIC

0

Texas Instruments SN74ALS280DE4

IC 9-BIT GEN/CHKER 14SOIC

0

Texas Instruments SN74ALS280D

IC 9-BIT GEN/CHKER 14SOIC

0

Texas Instruments CY74FCT480BTSOCTE4

IC 8-BIT GEN/CHKER 24SOIC

0